




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H04Q 11/04		A1	(11) International Publication Number: WO 97/09839
			(43) International Publication Date: 13 March 1997 (13.03.97)
(21) International Application Number: PCT/FI96/00473 (22) International Filing Date: 4 September 1996 (04.09.96) (30) Priority Data: 954158 5 September 1995 (05.09.95) FI (71) Applicant (for all designated States except US): NOKIA TELECOMMUNICATIONS OY [FI/FI]; Upseerinkatu 1, FIN-02600 Espoo (FI). (72) Inventors; and (75) Inventors/Applicants (for US only): RUUSKANEN, Markku [FI/FI]; Metsäkaari 3, FIN-06100 Porvoo (FI). KALLIONIEMI, Tapio [FI/FI]; Tornihaukantie 6 E 95, FIN-02620 Espoo (FI). (74) Agent: OY KOLSTER AB; Iso Roobertinkatu 23, P.O. Box 148, FIN-00121 Helsinki (FI).		(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

(54) Title: SWITCH WITH ONE-BIT RESOLUTION



(57) Abstract

The invention relates to implementing switching in a switch in a digital telecommunications system. N incoming signals are introduced to the switch, each comprising successive one-bit time slots that form successive frames each comprising K time slots. The contents of the time slots for the incoming signals are stored in a memory at a memory location determined by a write address in such a way that a word having the width of at least one bit is stored at one memory location. One word at a time is read out from the memory, wherefrom the desired bit is selected for the outbound signal from the switch. To optimize the size and power consumption of the switch, the incoming signals are distributed to X multiplexers ($A_1 \dots A_x$), each interleaving the incoming signals thereto into a single serial output signal ($IN1 \dots INX$), and writing into memory is carried out by writing the contents of the time slots of the output signals into the same memory location having a width of at least X bits, the memory location changing from one time slot of the output signals of the multiplexers to another.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

Switch with one-bit resolution

5 The present invention relates to a method in accordance with the preamble of the appended claim 1 and a switch in accordance with the preamble of the appended claim 5 for implementing switching with one bit resolution.

10 In digital transmission systems, data is transmitted in a successive stream of bits or symbols in time slots in which a predetermined number of bits, typically eight bits, are transmitted. In conventional PCM systems, these bits in one time slot are all reserved for one channel. In the European 2048 kbit/s basic multiplex system (in which the frame length is 32 time slots, i.e. 256 bits), altogether 30 speech channels each having a transmission rate of 64 kbit/s can be sent in this way. (The corresponding United States system has 24 channels, the rate being 1544 kbit/s).

15 Today, however, sophisticated speech encoding methods are available for improving the transmission capacity. The capacity of the above 2048 kbit/s basic system can be enlarged to 60 or 120 speech channels, for example. In such a case, the information in the speech channels has to be coded in a codec.

20 On account of such encoding methods, one speech channel thus only occupies some of the bits in the time slot, e.g. four or two bits out of eight. Codecs are also available wherewith a band of 7 kHz, for instance, can be transmitted by employing 6, 7 or 8 bits per time slot, i.e. by taking up 48, 56 or 64 kbit/s of the capacity of the basic multiplex system. Such approaches allow sub-channels, such as data channels, to be packed into one time slot, since less than 8 bits per time slot are needed to transmit the actual channel.

25 As a result of the development described above, a

need has arisen to switch information to be transferred with one bit resolution instead of switching byte by byte (i.e. one word at a time). Such switches operating with one bit resolution have usually been implemented by using switching memory circuits having a width of one bit. The problem attending such an approach, however, is that the number of memory circuits increases quadratically in relation to the number of channels. Consequently, the memory circuits in practice pose a limitation on the capacity of the switch, since the physical size and also the power consumption of the switch rapidly increases to be impractically high when the number of channels increases.

This drawback also attends the switch disclosed in PCT application WO 93/16568. This publication discloses a switch switching on bit level and serving as an aid to a switch operating on byte level. In this switch, the switching has two phases in such a way that first the desired bytes are selected and thereafter the desired bits are selected from these bytes. The incoming bytes (words) to the auxiliary switch are first written into speech memories having a width of one byte, their number being equal to the number of bits in a byte. Under the control of a first control memory block, one byte is selected from each speech memory, and this byte is stored in a corresponding byte memory. Hence the number of byte memories is equal to the number of speech memories. Thereafter, under the control of a second control memory block, one bit is selected from each byte memory for storage in a bit memory. In this way, a new PCM word is formed as the output of said switch.

The drawback attending the above solution is, however, still the fact that a relatively large number of memory circuits are needed, since the number of copies of each incoming byte must equal the number of bits in the byte. As a result, also the physical size and power con-

sumption of the switch are still relatively high. Furthermore, this solution is intended to serve as a small auxiliary switch alongside a switch performing byte-oriented switching, and is not as such intended as an independent (high-capacity) switch.

It is an object of the present invention to provide an improvement in an independent switch with one bit resolution so as to afford considerably more efficient memory circuit utilization. This object is achieved with the method in accordance with the invention, which is characterized by what is disclosed in the characterizing portion of the appended claim 1. The switch in accordance with the invention is characterized by what is disclosed in the characterizing portion of the appended claim 5.

The idea of the invention is to implement a switch in the manner described hereinbelow. Input links of the switch are grouped to multiplexers which interleave the input signals of the switch into a smaller number of higher-rate serial signals. These signals are stored by writing the bits of the serial signals into the same memory location having a width of several bits. This is preferably carried out in such a way that bits corresponding to each other (i.e. bits occurring in the same write time slot) are stored at one memory location. In a preferred embodiment, a memory location corresponds in width to the number of multiplexers. Reading out from the memory is carried out in two steps, first selecting the correct byte from the memory and thereafter selecting the desired bit from this byte.

On account of the solution in accordance with the invention, it is possible to pack data very effectively into the memory of the switch. In other words, the switching memory can be implemented with a minimum of memory circuits, thus enabling low power consumption and a small physical size for the switch.

In the following the invention and its preferred embodiments will be described in greater detail with reference to examples in accordance with the accompanying drawings, in which

5 Figure 1 shows a switch in accordance with the present invention,

Figures 2a and 2b depict two incoming signals to the switch shown in Figure 1,

Figure 2c illustrates a signal to be stored in the switch shown in Figure 1,

Figure 3 illustrates storing in a switching memory shown in Figure 1, and

Figure 4 illustrates a more extensive switch composed of four individual switches.

15 Figure 1 shows a switch in accordance with the present invention with one bit resolution. In this exemplary case, N incoming serial time-division connections or links denoted by references $PCM_{in1} \dots PCM_{inN}$ are connected to the switch. In each of these incoming signals, the frame length is K bits, and hence an individual signal has a maximum of K channels in accordance with the above.

20 An individual incoming signal may be for instance the above 2048 kbit/s signal in accordance with the ITU-T (formerly CCITT) recommendations G.703 and G.704 or a signal having a rate that is a multiple of this basic rate. If a 2048 kbit/s signal is involved, the frame may comprise for example only one channel having a width of 256 bits or 256 channels having a width of one bit, or a combination of these two extreme cases. In general, 25 outline, a frame of K bits for an individual incoming signal may comprise $1 \dots K$ channels each of which has a width of n bits, n being an integer smaller than or equal to K . In the following, a rate equal to twice the basic rate will be employed by way of example, wherein each incoming line constitutes a 4096 kbit/s ($K=512$) serial 35

connection, 32 of such incoming signals being provided ($N=32$), and hence there is a total of $K \times N = 512 \times 32 = 16384$ incoming "one-bit channels" to the switch, each having a capacity of 8 kbit/s. All channels are thus formed from such one-bit channels or multiples thereof. Since, however, the switch of the invention performs switching of all channels one single-bit "sub-channel" at a time, this one-bit channel is called a basic channel in this context (even though it forms only part of a higher-rate channel).

10 The incoming lines are divided to multiplexers $A_1 \dots A_X$, X multiplexers being provided. Hence, there are $M = N/X$ similar signals to each multiplexer. Thus the ratio of incoming signals and multiplexers is (preferably) such that the signals can be evenly divided between the multiplexers. Each multiplexer interleaves the incoming signals into serial form, and hence the bit rate at the output of each multiplexer is N/X times the bit rate of the incoming signals. The number X may be e.g. 4, 8 or 16; in the following a case where $X = 4$ is exemplified.

15 20 Figures 2a and 2b illustrate a first and second incoming signal for the first multiplexer (A_1), i.e. Figure 2a shows an incoming signal from link PCM_{in1} and Figure 2b shows an incoming signal from link PCM_{in2} . Each bit is denoted by $x.y$, where the number x in front of the full stop indicates the consecutive number of the incoming signal or link to the multiplexer, and the number y after the full stop indicates the sequence number of the bit within the signal frame structure ($1 \leq y \leq K$).

25 30 35 A signal $IN1$ of the kind shown in Figure 2c is generated at the output of the first multiplexer (A_1), including initially the first bit from each incoming signal, thereafter the second bit from each incoming signal etc., and lastly the K :th bit from each incoming signal (N/X of incoming signals being provided). Correspondingly, each multiplexer interleaves the incoming

signals into a single serial output signal. Hence, there is a total of X such output signals, denoted by $IN1...INX$ in Figure 1.

5 The output signals of the multiplexers are stored in a switching memory SM, having a total of $(N \times K)/X$ memory locations each having a width of X bits. Figure 3 illustrates storing in the switching memory. In each time slot for the incoming signals (i.e. of output signals of the multiplexers), writing is carried out into the same memory
10 location having a width of X bits in such a way that in the first time slot of the frame, the data is written into memory location 1, in the second time slot of the frame into memory location 2, etc., and in the last time slot of the frame into memory location $(N \times K)/X$. (It should be
15 noted that in this case, the time slot corresponds to one basic channel.) Hence, the contents of the output signal frame of the first multiplexer (A_1) are stored in bit positions 1, the contents of the output signal frame of the second multiplexer (A_2) are stored in bit positions 2,
20 etc., and the contents of the frame for the last multiplexer (A_X) are stored in the last bit position (X) in the memory locations of the switching memory.

The write addresses are generated in a write address counter 12, which increments (in synchronization
25 with the clock signal on the write side) continually from one to $(N \times K)/X$ (4096 in this exemplary case). The write operation is carried out cyclically with addresses generated by counter 12.

30 There is one outgoing multiplexed $8 \times 4M$ line (i.e., 16 standard 2M PCM signals) from the switch of Figure 1. One memory location is provided in the control memory CM of the switch for each bit outputted to the line, i.e. there is a total of $N \times K/X$ memory locations. The control memory is read in step with a read address counter 13. The
35 counter increments continually from one to $N \times K/X$. Each

memory location in the control memory CM is bipartite in such a way that the first part CM1 stores the read addresses of the switching memory SM and the bits of the second part CM2 control a selector SEL. The data stored in the first part of each memory location indicates the storage address in the switching memory of the X-bit word whose bit content (i.e., 8 kbit/s basic rate channel) is to be switched to the relevant output channel.

Hence, a connection between two channels is established when the control memory CM is read cyclically at addresses generated by counter 13, and a read address for the switching memory SM is obtained from the data in the control memory. In the switching memory, writing into the memory constantly alternates with reading out therefrom. As such, the above arrangement is known from byte-oriented switches.

By means of the read address obtained from the first part of the control memory, the contents of the corresponding memory locations (in the switching memory) are read into a register REG having a width of X bits. By means of the control word obtained from the second part of the control memory on the other hand, the correct bit of this word which was introduced into the register is selected with a selector SEL. Hence, one word is read out into the register per every outputted bit, and the correct bit is selected from these.

The switching information stored in the control memory is obtained from a processor unit CP (not shown) controlling the equipment, which may have received the information for instance through the signalling network to which the equipment is connected. Since maintenance of the contents of the control memory takes place in a manner known per se and does not relate to the actual inventive idea, it will not be described in greater detail in this context.

Finally, serial connections for the outbound direction are formed from serial data obtained from the selector SEL in a manner known per se in a demultiplexer unit 14. Since the forming of the outgoing connections is not within the scope of the actual inventive idea, it will not be described in greater detail in this context.

The number of outgoing connections M of the basic block of the above-described switch equals N/X , in other words, equals the number of connections multiplexed by one multiplexer. The number of outgoing connections can be replicated by replicating parts SM, CM, REG and SEL in Figure 1. In that case, if for example in accordance with the above preferred embodiment a $64 \text{ PCM} \times 64 \text{ PCM}$ switching matrix (PCM denotes a standard $2M \text{ PCM}$ signal) is desired, four parallel switching memory-control memory-register-selector combinations are needed, each switching one outgoing $8 \times 4M$ multiplexed line. During the write phase, the four-bit $8 \times 4M$ output signal from multiplexers A_1-A_4 is written simultaneously into each of the four switching memories under the control of a common write address counter. During the read phase, the word corresponding to the desired switching stored in the switching memory corresponding to each multiplexed $8 \times 4M$ line is stored in the register corresponding to the pertinent line. The selector corresponding to the line selects, under the control of the control memory, the bit corresponding to the desired connection from this register. This enables switching of the desired connection from the four incoming multiplexed $8 \times 4M$ lines to the four outgoing $8 \times 4M$ lines. If the read rate of the switching memory SM can be increased to be four-fold in relation to the write rate, the switching memory need not be replicated, but all four control memory-register-selector combinations may use a switching memory in common.

In accordance with the invention, incoming PCM

connections can easily be added to the combination described above without adding to the actual switching equipment. The above-described 64 PCM \times 64 PCM switch, for instance, can easily be expanded into a 256 PCM \times 64 PCM switch merely by employing a four-fold number of input multiplexers and by having a memory width of sixteen bits in the switching memory (memories).

For example a 256 PCM \times 256 PCM matrix is correspondingly achieved in the manner shown in Figure 4 by employing four 256 PCM \times 64 PCM switches SW1...SW4 as described above in parallel. All switches are controlled by a control processor CP through a control bus 42. The control processor also distributes the necessary clock signals to all switches. Each switch (SW) interleaves incoming serial signals PCM_{in1}...PCM_{in4M} to a common data bus 42, which in this case has a width of 4X bits, and some (in this case, a fourth) of the signals are outputted from each switch. In each switch, the contents of the data bus are written into a switching memory, preferably in this case having a width equal to the number of signals (4X) on the data bus 42. In each basic switch, the word corresponding to the desired channel is read out from the switching memory, and the selected bit is chosen from this word by a selector. The above-described more extensive switch can naturally also be implemented with one physical unit.

In each case, the number of serial signals (PCM) to be switched and the rate of the control/switching memory employed determine how many copies of the switching memory are to be taken.

Even though the invention has been described in the above with reference to the examples in accordance with the accompanying drawings, it is obvious that the invention is not restricted thereto but can be modified within the scope of the inventive idea disclosed in the

Claims:

1. A method for implementing switching in a switch in a digital telecommunications system, in accordance with which method

- N incoming signals are input to the switch, each comprising successive one-bit time slots that form successive frames, each frame comprising K time slots,
- the contents of the time slots for the incoming signals are stored in a memory (SM) at a memory location determined by a write address in such a way that a word having the width of at least one bit is stored at one memory location,
- one word at a time is read out from the memory (SM), wherefrom the desired bit is selected for the out-bound signal from the switch,

characterized in that

- the incoming signals are distributed to X multiplexers ($A_1 \dots A_X$), each interleaving the incoming signals thereto into a single serial output signal ($IN1 \dots INX$), and

- writing into memory is carried out by writing the contents of the time slots of the output signals into the same memory location having a width of at least X bits, the memory location changing from one time slot of the output signals of the multiplexers to another.

2. A method as claimed in claim 1, characterized in that the memory (SM) employs memory locations having the exact width of X bits.

3. A method as claimed in claim 1, characterized in that a total of $(N \times K) / X$ memory locations is employed in the memory (SM).

4. A method as claimed in claim 1, characterized in that when the capacity of an existing switch is increased, the number of multiplexers and the

memory width is increased, maintaining the above-stated dependency.

5 5. A switch for a digital telecommunications system for implementing switching with one bit resolution, said switch comprising

- input connections for N incoming signals, each comprising successive one-bit time slots forming successive frames each comprising K time slots,

10 - a memory (SM) for storing the contents of the time slots for incoming signals at a memory location determined by a write address in such a way that a word having a length of several time slots is stored at one memory location,

15 - means (CM) for reading out one selected word at a time from said memory, and

- means (REG, SEL) for selecting a given bit from the word read out,

characterized in that the switch further comprises

20 - X multiplexers ($A_1 \dots A_X$) to which the incoming signals are connected in such a way that some of the signals arrive at each multiplexer, for interleaving the signals introduced to each multiplexer into a single serial output signal, and

25 - memory locations of a width of at least X bits in said memory (SM) for storing the contents of corresponding time slots of the output signals of the multiplexers at the same memory location.

30 6. A switch as claimed in claim 5, characterized in that said memory (SM) has memory locations having the exact width of X bits.

7. A switch as claimed in claim 6, characterized in that said memory (SM) has a total of $(N \times K) / X$ memory locations.

35 8. A switch as claimed in claim 5, characterized

terminalized in that it is arranged as part of a switch of greater capacity.

9. A switch as claimed in claim 8, characterized in that several switches are arranged in parallel in said switch of greater capacity.




FIG. 1

2/3




FIG. 2a




FIG. 2b






FIG. 2c





INTERNATIONAL SEARCH REPORT

International application No.

PCT/FI 96/00473

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: H04Q 11/04

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: H04Q; H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EDOC, JAPIO

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 9316568 A1 (TELEFONAKTIEBOLAGET LM ERICSSON), 19 August 1993 (19.08.93), see whole document	1-9
A	US 4718058 A (FRANCISCUS J. VAN VUGT), 5 January 1988 (05.01.88), see whole document	1-9
A	EP 0418475 A2 (MITSUBISHI DENKI KABUSHIKI), 27 March 1991 (27.03.91), see whole document	1-9
A	EP 0483516 A2 (FUJITSU LIMITED), 6 May 1992 (06.05.92), see whole document	1-9

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "B" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

20 December 1996

Date of mailing of the international search report

08-01-1997

Name and mailing address of the ISA/

Swedish Patent Office

Box 5055, S-102 42 STOCKHOLM

Facsimile No. +46 8 666 02 86

Authorized officer

Göran Magnusson

Telephone No. +46 8 782 25 00

INTERNATIONAL SEARCH REPORT

Information on patent family members

28/10/96

International application No.

PCT/FI 96/00473

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO-A1- 9316568	19/08/93	AU-B- 657354	09/03/95
		AU-B- 662612	07/09/95
		AU-A- 3577993	03/09/93
		BR-A- 9206464	17/10/95
		CA-A- 2106391	11/08/93
		EP-A- 0579813	26/01/94
		EP-A- 0660897	05/07/95
		FI-A- 941049	03/05/94
		JP-T- 6507056	04/08/94
		JP-T- 6510338	17/11/94
		NO-A- 940779	04/03/94
		SE-B,C- 469812	13/09/93
		SE-A- 9200384	11/08/93
		US-A- 5450803	19/09/95
		US-A- 5453985	26/09/95
US-A- 4718058	05/01/88	CA-A- 1238402	21/06/88
		DE-A- 3566069	08/12/88
		EP-A,B- 0155025	18/09/85
		SE-T3- 0155025	
		JP-B- 6032525	27/04/94
		JP-A- 60210048	22/10/85
		NL-B,C- 189591	16/12/92
		NL-A- 8400588	16/09/85
EP-A2- 0418475	27/03/91	JP-A- 3009692	17/01/91
		US-A- 5123012	16/06/92
		JP-A- 3082295	08/04/91
		JP-A- 3178300	02/08/91
EP-A2- 0483516	06/05/92	AU-B- 634096	11/02/93
		AU-A- 8482591	14/05/92
		CA-A,C- 2052409	29/03/92
		JP-A- 4137993	12/05/92
		US-A- 5287350	15/02/94